Warning, /frameworks/syntax-highlighting/autotests/input/or1200_du.v.syntax is written in an unsupported language. File is not indexed.

 Verilog